Specification

for

LCD Module

1602A-1 (V1.2)

1. 0 FEATURES

• Display Mode: STN, BLUB

• Display Formate: 16 Character x 2 Line

• Viewing Direction: 6 O'Clock

• Input Data: 4-Bits or 8-Bits interface available

• Display Font : 5 x 8 Dots

• Power Supply : Single Power Supply (5V±10%)

Driving Scheme: 1/16Duty,1/5BiasBACKLIGHT (SIDE): LED (WHITE)

2.0 ABSOLUTE MAXIMUM

| Item | Symbol | Min. | Max. | Unit |
|----------------------------|--------|----------|---------|------------------------|
| Power Supply for logic | Vdd | -0.3 | +7.0 | V |
| Power supply for LCD Drive | Vlcd | Vdd-10.0 | Vdd+0.3 | V |
| Input Voltage | Vi | -0.3 | Vdd+0.3 | V |
| Operating Temperature | Та | 0 | +50 | $^{\circ}\!\mathbb{C}$ |
| Storage Temperature | Tstg | -10 | +60 | $^{\circ}$ C |

3.0ELECTRICAL CHARACTERISTICS

 $(Ta=25^{\circ}C;Vdd=3.0V\pm10\%,otherwise specified)$

| Item | Symbol | Test Condition | Min. | Тур. | Max. | Unit |
|---------------------------|--------|-----------------------|------|------|------|------|
| Power Supply for Logic | Vdd | | 4.7 | 5.0 | 5.5 | V |
| Operating Voltage for LCD | Vdd-Vo | | | 5.0 | | V |
| Input High voltage | Vih | | 2.2 | | Vdd | V |
| Input Low voltage | Vil | | -0.3 | | 0.6 | V |
| Output High voltage | Voh | -Ioh=0.2mA | 2.4 | | | V |
| Output Low voltage | Vol | Iol=1.2mA | | | 0.4 | V |
| Power supply current | Idd | Vdd=3.0v | | 1.1 | | mA |


4.0 MECHANICAL PARAMETERS

| Item | Description | Unit |
|----------------|---------------|------|
| PCB Dimension | 80.0*36.0*1.6 | mm |
| View Dimension | 69.5*14.5 | mm |


5.0 PIN ASSIGNMENT

| No. | Symbol | Level | | Function |
|-----|--------|-------|--------------------|----------------------------------|
| 1 | Vss | | 0V | |
| 2 | Vdd | | +5V | Power Supply |
| 3 | V0 | | for LCD | |
| 4 | RS | H/L | Register Select: I | H:Data Input L:Instruction Input |
| 5 | R/W | H/L | H- | -Read LWrite |
| 6 | Е | H,H-L | | Enable Signal |
| 7 | DB0 | H/L | | |
| 8 | DB1 | H/L | | |
| 9 | DB2 | H/L | Data bu | s used in 8 bit transfer |
| 10 | DB3 | H/L | | |
| 11 | DB4 | H/L | | |
| 12 | DB5 | H/L | Data bus fo | or both 4 and 8 bit transfer |
| 13 | DB6 | H/L | | |
| 14 | DB7 | H/L | | |
| 15 | BLA | | BL | ACKLIGHT +5V |
| 16 | BLK | | BL | ACKLIGHT 0V- |

6.0 BLOCK DIAGRAM




7. O POWER SUPPLY BLOCK DIAGRAM




8.0 TIMING CHARACTERISTICS

| | Write Mode | e (Writing data from MPU t | o ST706 | 6U) | | | | | | |
|------------------|-----------------------|----------------------------|----------|------|-----|----|--|--|--|--|
| Tc | Enable Cycle Time | Pin E | 1200 | ı | - | ns | | | | |
| T_{PW} | Enable Pulse Width | Pin E | 140 | ı | 1 | ns | | | | |
| T_R, T_F | Enable Rise/Fall Time | Pin E | • | - | 25 | ns | | | | |
| T _{AS} | Address Setup Time | Pins: RS,RW,E | 0 | - | - | ns | | | | |
| T_AH | Address Hold Time | Pins: RS,RW,E | 10 | 1 | 1 | ns | | | | |
| T_{DSW} | Data Setup Time | Pins: DB0 - DB7 | 40 | ı | 1 | ns | | | | |
| T _H | Data Hold Time | Pins: DB0 - DB7 | 10 | ı | ı | ns | | | | |
| | Read Mode | (Reading Data from ST70 | 66U to N | IPU) | | | | | | |
| Tc | Enable Cycle Time | Pin E | 1200 | ı | ı | ns | | | | |
| T_{PW} | Enable Pulse Width | Pin E | 140 | - | - | ns | | | | |
| T_R, T_F | Enable Rise/Fall Time | Pin E | , | - | 25 | ns | | | | |
| T _{AS} | Address Setup Time | Pins: RS,RW,E | 0 | 1 | - | ns | | | | |
| T _{AH} | Address Hold Time | Pins: RS,RW,E | 10 | 1 | - | ns | | | | |
| T _{DDR} | Data Setup Time | Pins: DB0 - DB7 | 1 | 1 | 100 | ns | | | | |
| T _H | Data Hold Time | Pins: DB0 - DB7 | 10 | - | - | ns | | | | |

Writing data from MPU to ST7066U



Reading data from ST7066U to MPU



9. 0 Display control instruction

The display control instructions control the internal state of the ST7066U-0A. Instruction is received from MPU to ST7066U-0A for the display control. The following table shows various instructions.

There are four categories of instructions that:

- Designate ST7066U functions, such as display format, data length, etc.
- Set internal RAM addresses
- Perform data transfer with internal RAM
- Others

Instruction Table:

| | | | | Inst | ructi | on C | ode | | | | | Description | |
|----------------------------------|----|-----|-----|------|-------|------|-----|-----|-----|-----|--|------------------|--|
| Instruction | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | Description | Time (270KHz) | |
| Clear Display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Write "20H" to DDRAM. and set DDRAM address to "00H" from AC | 1.52 ms | |
| Return Home | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | х | Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed. | 1.52 ms | |
| Entry Mode Set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S | Sets cursor move direction and specifies display shift. These operations are performed during data write and read. | 37 us | |
| Display ON/OFF | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | O | В | D=1:entire display on C=1:cursor on B=1:cursor position on | 37 us | |
| Cursor or Display Shift | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | х | х | Set cursor moving and display shift control bit, and the direction, without changing DDRAM data. | 37 us | |
| Function Set | 0 | 0 | 0 | 0 | 1 | DL | N | F | х | х | DL:interface data is 8/4 bits N:number of line is 2/1 F:font size is 5x11/5x8 | 37 us | |
| Set CGRAM address | 0 | 0 | 0 | 1 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 | Set CGRAM address in address counter | 37 us | |
| Set DDRAM address | 0 | 0 | 1 | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 | Set DDRAM address in address counter | 37 us | |
| Read Busy flag and address | 0 | 1 | BF | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 | Whether during internal operation or not can be known by reading BF. The contents of address counte can also be read. | 0 us | |
| Write data to RAM | 1 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Write data into internal RAM (DDRAM/CGRAM) | 37 us | |
| Read data from RAM | 1 | 1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Read data from internal RAM (DDRAM/CGRAM) | 37 us | |

Note

Be sure the ST7066U is not in the busy state (BF = 0) before sending an instruction from the MPU to the ST7066U. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself. Refer to Instruction Table for the list of each instruction execution time.

■ Instruction Description

Clear Display

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code 0 0 0 0 0 0 0 0 0 1

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter). Return cursor to the original status, namely, bring the cursor to the left edge on first line of the display. Make entry mode increment (I/D = "1").

Return Home

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code 0 0 0 0 0 0 0 0 1 x

Return Home is cursor return home instruction. Set DDRAM address to "00H" into the address counter. Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM does not change.

Entry Mode Set

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code 0 0 0 0 0 0 0 1 I/D S

Set the moving direction of cursor and display.

> I/D : Increment / decrement of DDRAM address (cursor or blink)

When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1.

When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1.

* CGRAM operates the same as DDRAM, when read from or write to CGRAM.


S: Shift of entire display

When DDRAM read (CGRAM read/write) operation or S = "Low", shift of entire display is not performed. If S = "High" and DDRAM write operation, shift of entire display is performed according to I/D value (I/D = "1" : shift left, I/D = "0" : shift right).

| s | I/D | Description |
|---|-----|--------------------------------|
| Н | Н | Shift the display to the left |
| Н | L | Shift the display to the right |

Display ON/OFF

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0



Control display/cursor/blink ON/OFF 1 bit register.

D : Display ON/OFF control bit

When D = "High", entire display is turned on.

When D = "Low", display is turned off, but display data is remained in DDRAM.

C : Cursor ON/OFF control bit

When C = "High", cursor is turned on.

When C = "Low", cursor is disappeared in current display, but I/D register remains its data.


B: Cursor Blink ON/OFF control bit

When B = "High", cursor blink is on, that performs alternate between all the high data and display character at the cursor position.

When B = "Low", blink is off.

Cursor or Display Shift

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0




Without writing or reading of display data, shift right/left cursor position or display. This instruction is used to correct or search display data. During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1st line. Note that display shift is performed simultaneously in all the line. When displayed data is shifted repeatedly, each line shifted individually. When display shift is performed, the contents of address counter are not changed.

| S/C | R/L | Description | AC Value |
|-----|-----|--|----------|
| L | L | Shift cursor to the left | AC=AC-1 |
| L | Н | Shift cursor to the right | AC=AC+1 |
| Н | L | Shift display to the left. Cursor follows the display shift | AC=AC |
| Н | Н | Shift display to the right. Cursor follows the display shift | AC=AC |

Function Set

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0



DL : Interface data length control bit

When DL = "High", it means 8-bit bus mode with MPU.

When DL = "Low", it means 4-bit bus mode with MPU. So to speak, DL is a signal to select 8-bit or 4-bit bus mode.

When 4-bit bus mode, it needs to transfer 4-bit data by two times.

N : Display line number control bit

When N = "Low", it means 1-line display mode.

When N = "High", 2-line display mode is set.


F: Display font type control bit

When F = "Low", it means 5 x 8 dots format display mode

When F = "High", 5 x11 dots format display mode.

| N | F | No. of Display Lines | Character Font | Duty Factor | |
|---|---|----------------------|----------------|-------------|--|
| L | L | 1 | 5x8 | 1/8 | |
| L | Н | 1 | 5x11 | 1/11 | |
| Н | Х | 2 | 5x8 | 1/16 | |


Set CGRAM Address



Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

Set DDRAM Address




Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

When 1-line display mode (N = 0), DDRAM address is from "00H" to "4FH".

In 2-line display mode (N = 1), DDRAM address in the 1st line is from "00H" to "27H", and DDRAM address in the 2nd line is from "40H" to "67H".

Read Busy Flag and Address




When BF = "High", indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted.

The address Counter (AC) stores DDRAM/CGRAM addresses, transferred from IR.

After writing into (reading from) DDRAM/CGRAM, AC is automatically increased (decreased) by 1.

Write Data to CGRAM or DDRAM

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0




Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, CGRAM, is set by the previous address set instruction : DDRAM address set, CGRAM address set. RAM set instruction can also determine the AC direction to RAM.

After write operation, the address is automatically increased/decreased by 1, according to the entry mode.

Read Data from CGRAM or DDRAM

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0



Read binary 8-bit data from DDRAM/CGRAM.


The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, because the direction of AC is not determined. If you read RAM data several times without RAM address set instruction before read operation, you can get correct RAM data from the second, but the first data would be incorrect, because there is no time margin to transfer RAM data.

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction: it also transfer RAM data to output data register. After read operation address counter is automatically increased/decreased by 1 according to the entry mode. After CGRAM read operation, display shift may not be executed correctly.

* In case of RAM write operation, after this AC is increased/decreased by 1 like read operation. In this time, AC indicates the next address position, but you can read only the previous data by read instruction.


| <u>NO.7</u> | 066- | 0A | | | | | | | | | | | | | | |
|----------------|------------------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| 67-64 63-60 | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| 0000 | CG RAM (1) | | | | | | | | | | | | | | | |
| 0001 | (2) | | | | | | | | | | | | | | | |
| 0010 | (3) | | | | | | | | | | | | | | | |
| 0011 | (4) | | | | | | | | | | | | | | | |
| 0100 | (5) | | | | | | | | | | | | | | | |
| 0101 | (6) | | | | | | | | | | | | | | | |
| 0110 | (7) | | | | | | | | | | | | | | | |
| 0111 | (8) | | | | | | | | | | | | | | | |
| 1000 | (1) | | | | | | | | | | | | | | | |
| 1001 | 2 | | | | | | | | | | | | | | | |
| 1010 | 3 | | | | | | | | | | | | | | | |
| 1011 | 4 | | | | | | | | | | | | | | | |
| 1100 | (5) | | | | | | | | | | | | | | | |
| 1101 | (6) | | | | | | | | | | | | | | | |
| 1110 | (7) | | | | | | | | | | | | | | | |
| 1111 | (8) | | | | | | | | | | | | | | | |

9. EXTERNAL DIMENSIONS



Arduino Uno






Arduino Uno R3 Front





Arduino Uno R3 Back





Arduino Uno R2 Front

Arduino Uno SMD

Arduino Uno Front

Arduino Uno Back

Overview

The Arduino Uno is a microcontroller board based on the ATmega328 (<u>datasheet</u>). It has 14 digital input/output pins (of which 6 can be used as PWM outputs), 6 analog inputs, a 16 MHz ceramic resonator, a USB connection, a power jack, an ICSP header, and a reset button. It contains everything needed to support the microcontroller; simply connect it to a computer with a USB cable or power it with a AC-to-DC adapter or battery to get started.

The Uno differs from all preceding boards in that it does not use the FTDI USB-to-serial driver chip. Instead, it features the Atmega16U2 (Atmega8U2 up to version R2) programmed as a USB-to-serial converter.

Revision 2 of the Uno board has a resistor pulling the 8U2 HWB line to ground, making it easier to put into DFU mode.

Revision 3 of the board has the following new features:

- 1.0 pinout: added SDA and SCL pins that are near to the AREF pin and two other new pins placed near to the RESET pin, the IOREF that allow the shields to adapt to the voltage provided from the board. In future, shields will be compatible both with the board that use the AVR, which operate with 5V and with the Arduino Due that operate with 3.3V. The second one is a not connected pin, that is reserved for future purposes.
- Stronger RESET circuit.
- Atmega 16U2 replace the 8U2.

"Uno" means one in Italian and is named to mark the upcoming release of Arduino 1.0. The Uno and version 1.0 will be the reference versions of Arduino, moving forward. The Uno is the latest in a series of USB Arduino boards, and the reference model for the Arduino platform; for a comparison with previous versions, see the <u>index of Arduino boards</u>.

Summary

Microcontroller ATmega328

Operating Voltage 5V
Input Voltage (recommended) 7-12V

Input Voltage (limits) 6-20V

Digital I/O Pins 14 (of which 6 provide PWM output)

Analog Input Pins 6
DC Current per I/O Pin 40 mA
DC Current for 3.3V Pin 50 mA

Flash Memory 32 KB (ATmega328) of which 0.5 KB used by bootloader

SRAM 2 KB (ATmega328) EEPROM 1 KB (ATmega328)

Clock Speed 16 MHz

Schematic & Reference Design

EAGLE files: <u>arduino-uno-Rev3-reference-design.zip</u> (NOTE: works with Eagle 6.0 and newer)

Schematic: arduino-uno-Rev3-schematic.pdf

Note: The Arduino reference design can use an Atmega8, 168, or 328, Current models use an ATmega328, but an Atmega8 is shown in the schematic for reference. The pin configuration is identical

on all three processors.

Power

The Arduino Uno can be powered via the USB connection or with an external power supply. The power source is selected automatically.

External (non-USB) power can come either from an AC-to-DC adapter (wall-wart) or battery. The adapter can be connected by plugging a 2.1mm center-positive plug into the board's power jack. Leads from a battery can be inserted in the Gnd and Vin pin headers of the POWER connector.

The board can operate on an external supply of 6 to 20 volts. If supplied with less than 7V, however, the 5V pin may supply less than five volts and the board may be unstable. If using more than 12V, the voltage regulator may overheat and damage the board. The recommended range is 7 to 12 volts. The power pins are as follows:

- **VIN.** The input voltage to the Arduino board when it's using an external power source (as opposed to 5 volts from the USB connection or other regulated power source). You can supply voltage through this pin, or, if supplying voltage via the power jack, access it through this pin.
- **5V.**This pin outputs a regulated 5V from the regulator on the board. The board can be supplied with power either from the DC power jack (7 12V), the USB connector (5V), or the VIN pin of the board (7-12V). Supplying voltage via the 5V or 3.3V pins bypasses the regulator, and can damage your board. We don't advise it.
- **3V3.** A 3.3 volt supply generated by the on-board regulator. Maximum current draw is 50 mA.
- **GND.** Ground pins.

Memory

The ATmega328 has 32 KB (with 0.5 KB used for the bootloader). It also has 2 KB of SRAM and 1 KB of EEPROM (which can be read and written with the <u>EEPROM library</u>).

Input and Output

Each of the 14 digital pins on the Uno can be used as an input or output, using pinMode(), digitalWrite(), and digitalRead() functions. They operate at 5 volts. Each pin can provide or receive a maximum of 40 mA and has an internal pull-up resistor (disconnected by default) of 20-50 kOhms. In addition, some pins have specialized functions:

- **Serial: 0 (RX) and 1 (TX).** Used to receive (RX) and transmit (TX) TTL serial data. These pins are connected to the corresponding pins of the ATmega8U2 USB-to-TTL Serial chip.
- **External Interrupts: 2 and 3.** These pins can be configured to trigger an interrupt on a low value, a rising or falling edge, or a change in value. See the attachInterrupt() function for details.
- PWM: 3, 5, 6, 9, 10, and 11. Provide 8-bit PWM output with the analogWrite() function.

- SPI: 10 (SS), 11 (MOSI), 12 (MISO), 13 (SCK). These pins support SPI communication using the SPI library.
- **LED: 13.** There is a built-in LED connected to digital pin 13. When the pin is HIGH value, the LED is on, when the pin is LOW, it's off.

The Uno has 6 analog inputs, labeled A0 through A5, each of which provide 10 bits of resolution (i.e. 1024 different values). By default they measure from ground to 5 volts, though is it possible to change the upper end of their range using the AREF pin and the analogReference() function. Additionally, some pins have specialized functionality:

TWI: A4 or SDA pin and A5 or SCL pin. Support TWI communication using the Wire library.

There are a couple of other pins on the board:

- **AREF.** Reference voltage for the analog inputs. Used with <u>analogReference()</u>.
- **Reset.** Bring this line LOW to reset the microcontroller. Typically used to add a reset button to shields which block the one on the board.

See also the <u>mapping between Arduino pins and ATmega328 ports</u>. The mapping for the Atmega8, 168, and 328 is identical.

Communication

The Arduino Uno has a number of facilities for communicating with a computer, another Arduino, or other microcontrollers. The ATmega328 provides UART TTL (5V) serial communication, which is available on digital pins 0 (RX) and 1 (TX). An ATmega16U2 on the board channels this serial communication over USB and appears as a virtual comport to software on the computer. The '16U2 firmware uses the standard USB COM drivers, and no external driver is needed. However, on Windows, a .inf file is required. The Arduino software includes a serial monitor which allows simple textual data to be sent to and from the Arduino board. The RX and TX LEDs on the board will flash when data is being transmitted via the USB-to-serial chip and USB connection to the computer (but not for serial communication on pins 0 and 1).

A <u>SoftwareSerial library</u> allows for serial communication on any of the Uno's digital pins. The ATmega328 also supports I2C (TWI) and SPI communication. The Arduino software includes a Wire library to simplify use of the I2C bus; see the <u>documentation</u> for details. For SPI communication, use the <u>SPI library</u>.

Programming

The Arduino Uno can be programmed with the Arduino software (<u>download</u>). Select "Arduino Uno from the **Tools > Board** menu (according to the microcontroller on your board). For details, see the <u>reference</u> and <u>tutorials</u>.

The ATmega328 on the Arduino Uno comes preburned with a <u>bootloader</u> that allows you to upload new code to it without the use of an external hardware programmer. It communicates using the original STK500 protocol (<u>reference</u>, <u>C header files</u>).

You can also bypass the bootloader and program the microcontroller through the ICSP (In-Circuit Serial Programming) header; see <u>these instructions</u> for details.

The ATmega16U2 (or 8U2 in the rev1 and rev2 boards) firmware source code is available. The ATmega16U2/8U2 is loaded with a DFU bootloader, which can be activated by:

- On Rev1 boards: connecting the solder jumper on the back of the board (near the map of Italy) and then resetting the 8U2.
- On Rev2 or later boards: there is a resistor that pulling the 8U2/16U2 HWB line to ground, making it easier to put into DFU mode.

You can then use <u>Atmel's FLIP software</u> (Windows) or the <u>DFU programmer</u> (Mac OS X and Linux) to load a new firmware. Or you can use the ISP header with an external programmer (overwriting the DFU bootloader). See <u>this user-contributed tutorial</u> for more information.

Automatic (Software) Reset

Rather than requiring a physical press of the reset button before an upload, the Arduino Uno is designed in a way that allows it to be reset by software running on a connected computer. One of the hardware flow control lines (DTR) of the ATmega8U2/16U2 is connected to the reset line of the ATmega328 via a 100 nanofarad capacitor. When this line is asserted (taken low), the reset line drops long enough to reset the chip. The Arduino software uses this capability to allow you to upload code by simply pressing the upload button in the Arduino environment. This means that the bootloader can have a shorter timeout, as the lowering of DTR can be well-coordinated with the start of the upload. This setup has other implications. When the Uno is connected to either a computer running Mac OS X or Linux, it resets each time a connection is made to it from software (via USB). For the following half-second or so, the bootloader is running on the Uno. While it is programmed to ignore malformed data (i.e. anything besides an upload of new code), it will intercept the first few bytes of data sent to the board after a connection is opened. If a sketch running on the board receives one-time configuration or other data when it first starts, make sure that the software with which it communicates waits a second after opening the connection and before sending this data.

The Uno contains a trace that can be cut to disable the auto-reset. The pads on either side of the trace can be soldered together to re-enable it. It's labeled "RESET-EN". You may also be able to disable the auto-reset by connecting a 110 ohm resistor from 5V to the reset line; see this forum thread for details.

USB Overcurrent Protection

The Arduino Uno has a resettable polyfuse that protects your computer's USB ports from shorts and overcurrent. Although most computers provide their own internal protection, the fuse provides an extra layer of protection. If more than 500 mA is applied to the USB port, the fuse will automatically break the connection until the short or overload is removed.

Physical Characteristics

The maximum length and width of the Uno PCB are 2.7 and 2.1 inches respectively, with the USB connector and power jack extending beyond the former dimension. Four screw holes allow the board to be attached to a surface or case. Note that the distance between digital pins 7 and 8 is 160 mil (0.16"), not an even multiple of the 100 mil spacing of the other pins.




Programmable Resolution 1-Wire Digital Thermometer

www.dalsemi.com

FEATURES

- Unique 1-Wire interface requires only one port pin for communication
- Multidrop capability simplifies distributed temperature sensing applications
- Requires no external components
- Can be powered from data line. Power supply range is 3.0V to 5.5V
- Zero standby power required
- Measures temperatures from -55°C to +125°C. Fahrenheit equivalent is -67°F to +257°F
- ±0.5°C accuracy from -10°C to +85°C
- Thermometer resolution is programmable from 9 to 12 bits
- Converts 12-bit temperature to digital word in 750 ms (max.)
- User-definable, nonvolatile temperature alarm settings
- Alarm search command identifies and addresses devices whose temperature is outside of programmed limits (temperature alarm condition)
- Applications include thermostatic controls, industrial systems, consumer products, thermometers, or any thermally sensitive system

PIN ASSIGNMENT



8-Pin SOIC (150 mil)

PIN DESCRIPTION

GND - Ground

DQ - Data In/Out

- Power Supply Voltage V_{DD}

NC - No Connect

DESCRIPTION

The DS18B20 Digital Thermometer provides 9 to 12-bit (configurable) temperature readings which indicate the temperature of the device.

Information is sent to/from the DS18B20 over a 1-Wire interface, so that only one wire (and ground) needs to be connected from a central microprocessor to a DS18B20. Power for reading, writing, and performing temperature conversions can be derived from the data line itself with no need for an external power source.

Because each DS18B20 contains a unique silicon serial number, multiple DS18B20s can exist on the same 1-Wire bus. This allows for placing temperature sensors in many different places. Applications where this feature is useful include HVAC environmental controls, sensing temperatures inside buildings, equipment or machinery, and process monitoring and control.

> 1 of 27 050400

DETAILED PIN DESCRIPTION Table 1

| PIN | PIN | | |
|------------------|-------------|-------------|--|
| 8PIN SOIC | TO92 | SYMBOL | DESCRIPTION |
| 5 | 1 | GND | Ground. |
| 4 | 2 | DQ | Data Input/Output pin. For 1-Wire operation: Open |
| | | | drain. (See "Parasite Power" section.) |
| 3 | 3 | $V_{ m DD}$ | Optional V _{DD} pin. See "Parasite Power" section for |
| | | | details of connection. V _{DD} must be grounded for |
| | | | operation in parasite power mode. |

DS18B20Z (8-pin SOIC): All pins not specified in this table are not to be connected.


OVERVIEW

The block diagram of Figure 1 shows the major components of the DS18B20. The DS18B20 has four main data components: 1) 64-bit lasered ROM, 2) temperature sensor, 3) nonvolatile temperature alarm triggers TH and TL, and 4) a configuration register. The device derives its power from the 1-Wire communication line by storing energy on an internal capacitor during periods of time when the signal line is high and continues to operate off this power source during the low times of the 1-Wire line until it returns high to replenish the parasite (capacitor) supply. As an alternative, the DS18B20 may also be powered from an external 3 volt - 5.5 volt supply.

Communication to the DS18B20 is via a 1-Wire port. With the 1-Wire port, the memory and control functions will not be available before the ROM function protocol has been established. The master must first provide one of five ROM function commands: 1) Read ROM, 2) Match ROM, 3) Search ROM, 4) Skip ROM, or 5) Alarm Search. These commands operate on the 64-bit lasered ROM portion of each device and can single out a specific device if many are present on the 1-Wire line as well as indicate to the bus master how many and what types of devices are present. After a ROM function sequence has been successfully executed, the memory and control functions are accessible and the master may then provide any one of the six memory and control function commands.

One control function command instructs the DS18B20 to perform a temperature measurement. The result of this measurement will be placed in the DS18B20's scratch-pad memory, and may be read by issuing a memory function command which reads the contents of the scratchpad memory. The temperature alarm triggers TH and TL consist of 1 byte EEPROM each. If the alarm search command is not applied to the DS18B20, these registers may be used as general purpose user memory. The scratchpad also contains a configuration byte to set the desired resolution of the temperature to digital conversion. Writing TH, TL, and the configuration byte is done using a memory function command. Read access to these registers is through the scratchpad. All data is read and written least significant bit first.

DS18B20 BLOCK DIAGRAM Figure 1



PARASITE POWER

The block diagram (Figure 1) shows the parasite-powered circuitry. This circuitry "steals" power whenever the DQ or V_{DD} pins are high. DQ will provide sufficient power as long as the specified timing and voltage requirements are met (see the section titled "1-Wire Bus System"). The advantages of parasite power are twofold: 1) by parasiting off this pin, no local power source is needed for remote sensing of temperature, and 2) the ROM may be read in absence of normal power.

In order for the DS18B20 to be able to perform accurate temperature conversions, sufficient power must be provided over the DQ line when a temperature conversion is taking place. Since the operating current of the DS18B20 is up to 1.5 mA, the DQ line will not have sufficient drive due to the 5k pullup resistor. This problem is particularly acute if several DS18B20s are on the same DQ and attempting to convert simultaneously.


There are two ways to assure that the DS18B20 has sufficient supply current during its active conversion cycle. The first is to provide a strong pullup on the DQ line whenever temperature conversions or copies to the E^2 memory are taking place. This may be accomplished by using a MOSFET to pull the DQ line directly to the power supply as shown in Figure 2. The DQ line must be switched over to the strong pullup within 10 μ s maximum after issuing any protocol that involves copying to the E^2 memory or initiates temperature conversions. When using the parasite power mode, the V_{DD} pin must be tied to ground.

Another method of supplying current to the DS18B20 is through the use of an external power supply tied to the V_{DD} pin, as shown in Figure 3. The advantage to this is that the strong pullup is not required on the DQ line, and the bus master need not be tied up holding that line high during temperature conversions. This allows other data traffic on the 1-Wire bus during the conversion time. In addition, any number of DS18B20s may be placed on the 1-Wire bus, and if they all use external power, they may all simultaneously perform temperature conversions by issuing the Skip ROM command and then issuing the Convert T command. Note that as long as the external power supply is active, the GND pin may not be floating.


The use of parasite power is not recommended above 100° C, since it may not be able to sustain communications given the higher leakage currents the DS18B20 exhibits at these temperatures. For applications in which such temperatures are likely, it is strongly recommended that V_{DD} be applied to the DS18B20.

For situations where the bus master does not know whether the DS18B20s on the bus are parasite powered or supplied with external V_{DD} , a provision is made in the DS18B20 to signal the power supply scheme used. The bus master can determine if any DS18B20s are on the bus which require the strong pullup by sending a Skip ROM protocol, then issuing the read power supply command. After this command is issued, the master then issues read time slots. The DS18B20 will send back "0" on the 1-Wire bus if it is parasite powered; it will send back a "1" if it is powered from the V_{DD} pin. If the master receives a "0," it knows that it must supply the strong pullup on the DQ line during temperature conversions. See "Memory Command Functions" section for more detail on this command protocol.

STRONG PULLUP FOR SUPPLYING DS18B20 DURING TEMPERATURE CONVERSION Figure 2



USING V_{DD} TO SUPPLY TEMPERATURE CONVERSION CURRENT Figure 3



OPERATION - MEASURING TEMPERATURE

The core functionality of the DS18B20 is its direct-to-digital temperature sensor. The resolution of the DS18B20 is configurable (9, 10, 11, or 12 bits), with 12-bit readings the factory default state. This equates to a temperature resolution of 0.5° C, 0.25° C, 0.125° C, or 0.0625° C. Following the issuance of the Convert T [44h] command, a temperature conversion is performed and the thermal data is stored in the scratchpad memory in a 16-bit, sign-extended two's complement format. The temperature information can be retrieved over the 1-Wire interface by issuing a Read Scratchpad [BEh] command once the conversion has been performed. The data is transferred over the 1-Wire bus, LSB first. The MSB of the temperature register contains the "sign" (S) bit, denoting whether the temperature is positive or negative.

Table 2 describes the exact relationship of output data to measured temperature. The table assumes 12-bit resolution. If the DS18B20 is configured for a lower resolution, insignificant bits will contain zeros. For Fahrenheit usage, a lookup table or conversion routine must be used.

Temperature/Data Relationships Table 2

| 2^3 | 2^2 | 2 ¹ | 2^0 | 2-1 | 2-2 | 2-3 | 2-4 | LSB |
|-------|-------|----------------|-------|-------|----------------|----------------|-------|-----|
| MSb | | | (ur | nit = | LSb | | | |
| S | S | S | S | S | 2 ⁶ | 2 ⁵ | 2^4 | MSB |

| TEMPERATURE | DIGITAL OUTPUT (Binary) | DIGITAL OUTPUT (Hex) |
|-------------|----------------------------|----------------------------|
| +125°C | 0000 0111 1101 0000 | 07D0h |
| +85°C | 0000 0101 0101 0000 | 0550h* |
| +25.0625°C | 0000 0001 1001 0001 | 0191h |
| +10.125°C | 0000 0000 1010 0010 | 00A2h |
| +0.5°C | 0000 0000 0000 1000 | 0008h |
| 0°C | 0000 0000 0000 0000 | 0000h |
| -0.5°C | 1111 1111 1111 1000 | FFF8h |
| -10.125°C | 1111 1111 0101 1110 | FF5Eh |
| -25.0625°C | 1111 1110 0110 1111 | FF6Fh |
| -55°C | 1111 1100 1001 0000 | FC90h |

^{*}The power on reset register value is +85°C.

OPERATION - ALARM SIGNALING

After the DS18B20 has performed a temperature conversion, the temperature value is compared to the trigger values stored in TH and TL. Since these registers are 8-bit only, bits 9-12 are ignored for comparison. The most significant bit of TH or TL directly corresponds to the sign bit of the 16-bit temperature register. If the result of a temperature measurement is higher than TH or lower than TL, an alarm flag inside the device is set. This flag is updated with every temperature measurement. As long as the alarm flag is set, the DS18B20 will respond to the alarm search command. This allows many DS18B20s to be connected in parallel doing simultaneous temperature measurements. If somewhere the temperature exceeds the limits, the alarming device(s) can be identified and read immediately without having to read non-alarming devices.

64-BIT LASERED ROM

Each DS18B20 contains a unique ROM code that is 64-bits long. The first 8 bits are a 1-Wire family code (DS18B20 code is 28h). The next 48 bits are a unique serial number. The last 8 bits are a CRC of the first 56 bits. (See Figure 4.) The 64-bit ROM and ROM Function Control section allow the DS18B20 to operate as a 1-Wire device and follow the 1-Wire protocol detailed in the section "1-Wire Bus System." The functions required to control sections of the DS18B20 are not accessible until the ROM function protocol has been satisfied. This protocol is described in the ROM function protocol flowchart (Figure 5). The 1-Wire bus master must first provide one of five ROM function commands: 1) Read ROM, 2) Match ROM, 3) Search ROM, 4) Skip ROM, or 5) Alarm Search. After a ROM function sequence has been successfully executed, the functions specific to the DS18B20 are accessible and the bus master may then provide one of the six memory and control function commands.

CRC GENERATION

The DS18B20 has an 8-bit CRC stored in the most significant byte of the 64-bit ROM. The bus master can compute a CRC value from the first 56-bits of the 64-bit ROM and compare it to the value stored within the DS18B20 to determine if the ROM data has been received error-free by the bus master. The equivalent polynomial function of this CRC is:

$$CRC = X^8 + X^5 + X^4 + 1$$

The DS18B20 also generates an 8-bit CRC value using the same polynomial function shown above and provides this value to the bus master to validate the transfer of data bytes. In each case where a CRC is used for data transfer validation, the bus master must calculate a CRC value using the polynomial function given above and compare the calculated value to either the 8-bit CRC value stored in the 64-bit ROM portion of the DS18B20 (for ROM reads) or the 8-bit CRC value computed within the DS18B20 (which is read as a ninth byte when the scratchpad is read). The comparison of CRC values and decision to continue with an operation are determined entirely by the bus master. There is no circuitry inside the DS18B20 does not match the value generated by the bus master.


The 1-Wire CRC can be generated using a polynomial generator consisting of a shift register and XOR gates as shown in Figure 6. Additional information about the Dallas 1-Wire Cyclic Redundancy Check is available in Application Note 27 entitled "Understanding and Using Cyclic Redundancy Checks with Dallas Semiconductor Touch Memory Products."

The shift register bits are initialized to 0. Then starting with the least significant bit of the family code, 1 bit at a time is shifted in. After the 8th bit of the family code has been entered, then the serial number is entered. After the 48th bit of the serial number has been entered, the shift register contains the CRC value. Shifting in the 8 bits of CRC should return the shift register to all 0s.


64-BIT LASERED ROM Figure 4

| 8-BIT CRC C | 8-BIT CRC CODE | | SERIAL NUMBER | 8-BIT FAMILY CODE (28h) | |
|-------------|----------------|-----|---------------|-------------------------|-----|
| MSB | LSB | MSB | LSB | MSB | LSB |

ROM FUNCTIONS FLOW CHART Figure 5



1-WIRE CRC CODE Figure 6



MEMORY

The DS18B20's memory is organized as shown in Figure 8. The memory consists of a scratchpad RAM and a nonvolatile, electrically erasable (E^2) RAM, which stores the high and low temperature triggers TH and TL, and the configuration register. The scratchpad helps insure data integrity when communicating over the 1-Wire bus. Data is first written to the scratchpad using the Write Scratchpad [4Eh] command. It can then be verified by using the Read Scratchpad [BEh] command. After the data has been verified, a Copy Scratchpad [48h] command will transfer the data to the nonvolatile (E^2) RAM. This process insures data integrity when modifying memory. The DS18B20 EEPROM is rated for a minimum of 50,000 writes and 10 years data retention at T = +55°C.

The scratchpad is organized as eight bytes of memory. The first 2 bytes contain the LSB and the MSB of the measured temperature information, respectively. The third and fourth bytes are volatile copies of TH and TL and are refreshed with every power-on reset. The fifth byte is a volatile copy of the configuration register and is refreshed with every power-on reset. The configuration register will be explained in more detail later in this section of the datasheet. The sixth, seventh, and eighth bytes are used for internal computations, and thus will not read out any predictable pattern.

It is imperative that one writes TH, TL, and config in succession; i.e. a write is not valid if one writes only to TH and TL, for example, and then issues a reset. If any of these bytes must be written, all three must be written before a reset is issued.


There is a ninth byte which may be read with a Read Scratchpad [BEh] command. This byte contains a cyclic redundancy check (CRC) byte which is the CRC over all of the eight previous bytes. This CRC is implemented in the fashion described in the section titled "CRC Generation".

Configuration Register

The fifth byte of the scratchpad memory is the configuration register.

It contains information which will be used by the device to determine the resolution of the temperature to digital conversion. The bits are organized as shown in Figure 7.

DS18B20 CONFIGURATION REGISTER Figure 7



Bits 0-4 are don't cares on a write but will always read out "1". Bit 7 is a don't care on a write but will always read out "0".

R0, R1: Thermometer resolution bits. Table 3 below defines the resolution of the digital thermometer, based on the settings of these 2 bits. There is a direct tradeoff between resolution and conversion time, as depicted in the AC Electrical Characteristics. The factory default of these EEPROM bits is R0=1 and R1=1 (12-bit conversions).

Thermometer Resolution Configuration Table 3

| R1 | R0 | Thermometer Resolution | Max Conversion Time |
|----|----|---------------------------|-------------------------|
| 0 | 0 | 9 bit | 93.75 ms $(t_{conv}/8)$ |
| 0 | 1 | 10 bit | 187.5 ms $(t_{conv}/4)$ |
| 1 | 0 | 11 bit | 375 ms $(t_{conv}/2)$ |
| 1 | 1 | 12 bit | 750 ms (t_{conv}) |

DS18B20 MEMORY MAP Figure 8

| SCRATCHPAD | BYTE | E^2 RAM |
|-----------------|------|----------------|
| TEMPERATURE LSB | 0 | |
| TEMPERATURE MSB | 1 | |
| TH/USER BYTE 1 | 2 | TH/USER BYTE 1 |
| TL/USER BYTE 2 | 3 | TL/USER BYTE 2 |
| CONFIG | 4 | CONFIG |
| RESERVED | 5 | |
| RESERVED | 6 | |
| RESERVED | 7 | |
| | 1 | |
| CRC | 8 | |


1-WIRE BUS SYSTEM

The 1-Wire bus is a system which has a single bus master and one or more slaves. The DS18B20 behaves as a slave. The discussion of this bus system is broken down into three topics: hardware configuration, transaction sequence, and 1-Wire signaling (signal types and timing).

HARDWARE CONFIGURATION

The 1-Wire bus has only a single line by definition; it is important that each device on the bus be able to drive it at the appropriate time. To facilitate this, each device attached to the 1-Wire bus must have open drain or 3-state outputs. The 1-Wire port of the DS18B20 (DQ pin) is open drain with an internal circuit equivalent to that shown in Figure 9. A multidrop bus consists of a 1-Wire bus with multiple slaves attached. The 1-Wire bus requires a pullup resistor of approximately $5 \text{ k}\Omega$.

HARDWARE CONFIGURATION Figure 9



The idle state for the 1-Wire bus is high. If for any reason a transaction needs to be suspended, the bus MUST be left in the idle state if the transaction is to resume. Infinite recovery time can occur between bits so long as the 1-Wire bus is in the inactive (high) state during the recovery period. If this does not occur and the bus is left low for more than 480 µs, all components on the bus will be reset.

TRANSACTION SEQUENCE

The protocol for accessing the DS18B20 via the 1-Wire port is as follows:

- Initialization
- ROM Function Command
- Memory Function Command
- Transaction/Data

INITIALIZATION

All transactions on the 1-Wire bus begin with an initialization sequence. The initialization sequence consists of a reset pulse transmitted by the bus master followed by presence pulse(s) transmitted by the slave(s).

The presence pulse lets the bus master know that the DS18B20 is on the bus and is ready to operate. For more details, see the "1-Wire Signaling" section.

ROM FUNCTION COMMANDS

Once the bus master has detected a presence, it can issue one of the five ROM function commands. All ROM function commands are 8 bits long. A list of these commands follows (refer to flowchart in Figure 5):

Read ROM [33h]

This command allows the bus master to read the DS18B20's 8-bit family code, unique 48-bit serial number, and 8-bit CRC. This command can only be used if there is a single DS18B20 on the bus. If more than one slave is present on the bus, a data collision will occur when all slaves try to transmit at the same time (open drain will produce a wired AND result).

Match ROM [55h]

The match ROM command, followed by a 64-bit ROM sequence, allows the bus master to address a specific DS18B20 on a multidrop bus. Only the DS18B20 that exactly matches the 64-bit ROM sequence will respond to the following memory function command. All slaves that do not match the 64-bit ROM sequence will wait for a reset pulse. This command can be used with a single or multiple devices on the bus.

Skip ROM [CCh]

This command can save time in a single drop bus system by allowing the bus master to access the memory functions without providing the 64-bit ROM code. If more than one slave is present on the bus and a Read command is issued following the Skip ROM command, data collision will occur on the bus as multiple slaves transmit simultaneously (open drain pulldowns will produce a wired AND result).

Search ROM [F0h]

When a system is initially brought up, the bus master might not know the number of devices on the 1-Wire bus or their 64-bit ROM codes. The search ROM command allows the bus master to use a process of elimination to identify the 64-bit ROM codes of all slave devices on the bus.

Alarm Search [ECh]

The flowchart of this command is identical to the Search ROM command. However, the DS18B20 will respond to this command only if an alarm condition has been encountered at the last temperature measurement. An alarm condition is defined as a temperature higher than TH or lower than TL. The alarm condition remains set as long as the DS18B20 is powered up, or until another temperature measurement reveals a non-alarming value. For alarming, the trigger values stored in EEPROM are taken into account. If an alarm condition exists and the TH or TL settings are changed, another temperature conversion should be done to validate any alarm conditions.

Example of a ROM Search

The ROM search process is the repetition of a simple three-step routine: read a bit, read the complement of the bit, then write the desired value of that bit. The bus master performs this simple, three-step routine on each bit of the ROM. After one complete pass, the bus master knows the contents of the ROM in one device. The remaining number of devices and their ROM codes may be identified by additional passes.

The following example of the ROM search process assumes four different devices are connected to the same 1-Wire bus. The ROM data of the four devices is as shown:

| ROM1 | 00110101 |
|------|----------|
| ROM2 | 10101010 |
| ROM3 | 11110101 |
| ROM4 | 00010001 |

The search process is as follows:

- 1. The bus master begins the initialization sequence by issuing a reset pulse. The slave devices respond by issuing simultaneous presence pulses.
- 2. The bus master will then issue the Search ROM command on the 1-Wire bus.
- 3. The bus master reads a bit from the 1-Wire bus. Each device will respond by placing the value of the first bit of their respective ROM data onto the 1-Wire bus. ROM1 and ROM4 will place a 0 onto the 1-Wire bus, i.e., pull it low. ROM2 and ROM3 will place a 1 onto the 1-Wire bus by allowing the line to stay high. The result is the logical AND of all devices on the line, therefore the bus master sees a 0. The bus master reads another bit. Since the Search ROM data command is being executed, all of the devices on the 1-Wire bus respond to this second read by placing the complement of the first bit of their respective ROM data onto the 1-Wire bus. ROM1 and ROM4 will place a 1 onto the 1-Wire, allowing the line to stay high. ROM2 and ROM3 will place a 0 onto the 1-Wire, thus it will be pulled low. The bus master again observes a 0 for the complement of the first ROM data bit. The bus master has determined that there are some devices on the 1-Wire bus that have a 0 in the first position and others that have a 1.

The data obtained from the two reads of the three-step routine have the following interpretations:

- 00 There are still devices attached which have conflicting bits in this position.
- O1 All devices still coupled have a 0-bit in this bit position.
- All devices still coupled have a 1-bit in this bit position.
- 11 There are no devices attached to the 1-Wire bus.
- 4. The bus master writes a 0. This deselects ROM2 and ROM3 for the remainder of this search pass, leaving only ROM1 and ROM4 connected to the 1-Wire bus.
- 5. The bus master performs two more reads and receives a 0-bit followed by a 1-bit. This indicates that all devices still coupled to the bus have 0s as their second ROM data bit.
- 6. The bus master then writes a 0 to keep both ROM1 and ROM4 coupled.
- 7. The bus master executes two reads and receives two 0-bits. This indicates that both 1-bits and 0-bits exist as the 3rd bit of the ROM data of the attached devices.

- 8. The bus master writes a 0-bit. This deselects ROM1, leaving ROM4 as the only device still connected.
- 9. The bus master reads the remainder of the ROM bits for ROM4 and continues to access the part if desired. This completes the first pass and uniquely identifies one part on the 1-Wire bus.
- 10. The bus master starts a new ROM search sequence by repeating steps 1 through 7.
- 11. The bus master writes a 1-bit. This decouples ROM4, leaving only ROM1 still coupled.
- 12. The bus master reads the remainder of the ROM bits for ROM1 and communicates to the underlying logic if desired. This completes the second ROM search pass, in which another of the ROMs was found.
- 13. The bus master starts a new ROM search by repeating steps 1 through 3.
- 14. The bus master writes a 1-bit. This deselects ROM1 and ROM4 for the remainder of this search pass, leaving only ROM2 and ROM3 coupled to the system.
- 15. The bus master executes two Read time slots and receives two 0s.
- 16. The bus master writes a 0-bit. This decouples ROM3 leaving only ROM2.
- 17. The bus master reads the remainder of the ROM bits for ROM2 and communicates to the underlying logic if desired. This completes the third ROM search pass, in which another of the ROMs was found.
- 18. The bus master starts a new ROM search by repeating steps 13 through 15.
- 19. The bus master writes a 1-bit. This decouples ROM2, leaving only ROM3.
- 20. The bus master reads the remainder of the ROM bits for ROM3 and communicates to the underlying logic if desired. This completes the fourth ROM search pass, in which another of the ROMs was found.

NOTE:

The bus master learns the unique ID number (ROM data pattern) of one 1-Wire device on each ROM Search operation. The time required to derive the part's unique ROM code is:

960
$$\mu$$
s + (8 + 3 x 64) 61 μ s = 13.16 ms

The bus master is therefore capable of identifying 75 different 1-Wire devices per second.

I/O SIGNALING

The DS18B20 requires strict protocols to insure data integrity. The protocol consists of several types of signaling on one line: reset pulse, presence pulse, write 0, write 1, read 0, and read 1. All of these signals, with the exception of the presence pulse, are initiated by the bus master.

The initialization sequence required to begin any communication with the DS18B20 is shown in Figure 11. A reset pulse followed by a presence pulse indicates the DS18B20 is ready to send or receive data given the correct ROM command and memory function command.

The bus master transmits (TX) a reset pulse (a low signal for a minimum of $480 \,\mu s$). The bus master then releases the line and goes into a receive mode (RX). The 1-Wire bus is pulled to a high state via the 5k pullup resistor. After detecting the rising edge on the DQ pin, the DS18B20 waits 15-60 μs and then transmits the presence pulse (a low signal for 60- $240 \,\mu s$).

MEMORY COMMAND FUNCTIONS

The following command protocols are summarized in Table 4, and by the flowchart of Figure 10.

Write Scratchpad [4Eh]

This command writes to the scratchpad of the DS18B20, starting at the TH register. The next 3 bytes written will be saved in scratchpad memory at address locations 2 through 4. All 3 bytes must be written before a reset is issued.

Read Scratchpad [BEh]

This command reads the contents of the scratchpad. Reading will commence at byte 0 and will continue through the scratchpad until the ninth (byte 8, CRC) byte is read. If not all locations are to be read, the master may issue a reset to terminate reading at any time.

Copy Scratchpad [48h]

This command copies the scratchpad into the E^2 memory of the DS18B20, storing the temperature trigger bytes in nonvolatile memory. If the bus master issues read time slots following this command, the DS18B20 will output 0 on the bus as long as it is busy copying the scratchpad to E^2 ; it will return a 1 when the copy process is complete. If parasite-powered, the bus master has to enable a strong pullup for at least 10 ms immediately after issuing this command. The DS18B20 EEPROM is rated for a minimum of 50,000 writes and 10 years data retention at $T=+55^{\circ}C$.

Convert T [44h]

This command begins a temperature conversion. No further data is required. The temperature conversion will be performed and then the DS18B20 will remain idle. If the bus master issues read time slots following this command, the DS18B20 will output 0 on the bus as long as it is busy making a temperature conversion; it will return a 1 when the temperature conversion is complete. If parasite-powered, the bus master has to enable a strong pullup for a period greater than t_{conv} immediately after issuing this command.


Recall E2 [B8h]

This command recalls the temperature trigger values and configuration register stored in E^2 to the scratchpad. This recall operation happens automatically upon power-up to the DS18B20 as well, so valid data is available in the scratchpad as soon as the device has power applied. With every read data time slot issued after this command has been sent, the device will output its temperature converter busy flag: 0=busy, 1=ready.


Read Power Supply [B4h]

With every read data time slot issued after this command has been sent to the DS18B20, the device will signal its power mode: 0=parasite power, 1=external power supply provided.


MEMORY FUNCTIONS FLOW CHART Figure 10




MEMORY FUNCTIONS FLOW CHART Figure 10 (cont'd)



MEMORY FUNCTIONS FLOW CHART Figure 10 (cont'd)



INITIALIZATION PROCEDURE "RESET AND PRESENCE PULSES" Figure 11



DS18B20 COMMAND SET Table 4

| INSTRUCTION | DESCRIPTION TEMPERATURE CO | PROTOCOL ONVERSION CO | 1-WIRE BUS AFTER ISSUING PROTOCOL DMMANDS | NOTES |
|-----------------------|--|--------------------------|---|-------|
| Convert T | Initiates temperature conversion. | 44h | <pre><read busy="" status="" temperature=""></read></pre> | 1 |
| | MEMOR | Y COMMANDS | | |
| Read Scratchpad | Reads bytes from scratchpad and reads CRC byte. | BEh | <read 9="" bytes="" data="" to="" up=""></read> | |
| Write Scratchpad | Writes bytes into scratchpad at addresses 2 through 4 (TH and TL temperature triggers and config). | 4Eh | <pre><write 2="" 3="" 4="" addr.="" at="" bytes="" data="" into="" through.=""></write></pre> | 3 |
| Copy Scratchpad | Copies scratchpad into nonvolatile memory (addresses 2 through 4 only). | 48h | <read copy="" status=""></read> | 2 |
| Recall E ² | Recalls values stored in nonvolatile memory into scratchpad (temperature triggers). | B8h | <read busy="" status="" temperature=""></read> | |
| Read Power Supply | Signals the mode of DS18B20 power supply to the master. | B4h | <read status="" supply=""></read> | |

NOTES:

- 1. Temperature conversion takes up to 750 ms. After receiving the Convert T protocol, if the part does not receive power from the V_{DD} pin, the DQ line for the DS18B20 must be held high for at least a period greater than t_{conv} to provide power during the conversion process. As such, no other activity may take place on the 1-Wire bus for at least this period after a Convert T command has been issued.
- 2. After receiving the Copy Scratchpad protocol, if the part does not receive power from the V_{DD} pin, the DQ line for the DS18B20 must be held high for at least 10 ms to provide power during the copy process. As such, no other activity may take place on the 1-Wire bus for at least this period after a Copy Scratchpad command has been issued.
- 3. All 3 bytes must be written before a reset is issued.

READ/WRITE TIME SLOTS

DS18B20 data is read and written through the use of time slots to manipulate bits and a command word to specify the transaction.

Write Time Slots

A write time slot is initiated when the host pulls the data line from a high logic level to a low logic level. There are two types of write time slots: Write 1 time slots and Write 0 time slots. All write time slots must be a minimum of $60 \mu s$ in duration with a minimum of a 1- μs recovery time between individual write cycles.

The DS18B20 samples the DQ line in a window of 15 µs to 60 µs after the DQ line falls. If the line is high, a Write 1 occurs. If the line is low, a Write 0 occurs (see Figure 12).

For the host to generate a Write 1 time slot, the data line must be pulled to a logic low level and then released, allowing the data line to pull up to a high level within 15 µs after the start of the write time slot.


For the host to generate a Write 0 time slot, the data line must be pulled to a logic low level and remain low for 60 µs.

Read Time Slots


The host generates read time slots when data is to be read from the DS18B20. A read time slot is initiated when the host pulls the data line from a logic high level to logic low level. The data line must remain at a low logic level for a minimum of 1 μ s; output data from the DS18B20 is valid for 15 μ s after the falling edge of the read time slot. The host therefore must stop driving the DQ pin low in order to read its state 15 μ s from the start of the read slot (see Figure 12). By the end of the read time slot, the DQ pin will pull back high via the external pullup resistor. All read time slots must be a minimum of 60 μ s in duration with a minimum of a 1- μ s recovery time between individual read slots.

Figure 12 shows that the sum of T_{INIT} , T_{RC} , and T_{SAMPLE} must be less than 15 μ s. Figure 14 shows that system timing margin is maximized by keeping T_{INIT} and T_{RC} as small as possible and by locating the master sample time towards the end of the 15- μ s period.


READ/WRITE TIMING DIAGRAM Figure 12



DETAILED MASTER READ 1 TIMING Figure 13



RECOMMENDED MASTER READ 1 TIMING Figure 14



Related Application Notes

The following Application Notes can be applied to the DS18B20. These notes can be obtained from the Dallas Semiconductor "Application Note Book," via our website at http://www.dalsemi.com/.

Application Note 27: "Understanding and Using Cyclic Redundancy Checks with Dallas Semiconductor Touch Memory Product"

Application Note 55: "Extending the Contact Range of Touch Memories"

Application Note 74: "Reading and Writing Touch Memories via Serial Interfaces"

Application Note 104: "Minimalist Temperature Control Demo"

Application Note 106: "Complex MicroLANs"

Application Note 108: "MicroLAN - In the Long Run"

Sample 1-Wire subroutines that can be used in conjunction with AN74 can be downloaded from the website or our Anonymous FTP Site.

MEMORY FUNCTION EXAMPLE Table 5

Example: Bus Master initiates temperature conversion, then reads temperature (parasite power assumed).

| MASTER MODE | DATA (LSB FIRST) | COMMENTS |
|-------------|------------------------------|---|
| TX | Reset | Reset pulse (480-960 µs). |
| RX | Presence | Presence pulse. |
| TX | 55h | Issue "Match ROM" command. |
| TX | <64-bit ROM code> | Issue address for DS18B20. |
| TX | 44h | Issue "Convert T" command. |
| TX | <i high="" line="" o=""></i> | I/O line is held high for at least a period of time greater |
| | | than t _{conv} by bus master to allow conversion to complete. |
| TX | Reset | Reset pulse. |
| RX | Presence | Presence pulse. |
| TX | 55h | Issue "Match ROM" command. |
| TX | <64-bit ROM code> | Issue address for DS18B20. |
| TX | BEh | Issue "Read Scratchpad" command. |
| RX | <9 data bytes> | Read entire scratchpad plus CRC; the master now |
| | | recalculates the CRC of the eight data bytes received |
| | | from the scratchpad, compares the CRC calculated and |
| | | the CRC read. If they match, the master continues; if |
| | | not, this read operation is repeated. |
| TX | Reset | Reset pulse. |
| RX | Presence | Presence pulse, done. |

MEMORY FUNCTION EXAMPLE Table 6

Example: Bus Master writes memory (parasite power and only one DS18B20 assumed).

| MASTER MODE | DATA (LSB FIRST) | COMMENTS |
|-------------|------------------|---|
| TX | Reset | Reset pulse. |
| RX | Presence | Presence pulse. |
| TX | CCh | Skip ROM command. |
| TX | 4Eh | Write Scratchpad command. |
| TX | <3 data bytes> | Writes three bytes to scratchpad (TH, TL, and config). |
| TX | Reset | Reset pulse. |
| RX | Presence | Presence pulse. |
| TX | CCh | Skip ROM command. |
| TX | BEh | Read Scratchpad command. |
| RX | <9 data bytes> | Read entire scratchpad plus CRC. The master now |
| | | recalculates the CRC of the eight data bytes received |
| | | from the scratchpad, compares the CRC and the two |
| | | other bytes read back from the scratchpad. If data match, |
| | | the master continues; if not, repeat the sequence. |
| TX | Reset | Reset pulse. |
| RX | Presence | Presence pulse. |
| TX | CCh | Skip ROM command. |
| TX | 48h | Copy Scratchpad command; after issuing this command, |
| | | the master must wait 10 ms for copy operation to |
| | | complete. |
| TX | Reset | Reset pulse. |
| RX | Presence | Presence pulse, done. |

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground -0.5V to +6.0V Operating Temperature -55°C to +125°C Storage Temperature -55°C to +125°C

Soldering Temperature See J-STD-020A specification

RECOMMENDED DC OPERATING CONDITIONS

| PARAMETER | SYMBOL | CONDITION | MIN | TYP | MAX | UNITS | NOTES |
|----------------|-------------------|-------------|------|-----|-----------------------|-------|-------|
| Supply Voltage | $V_{ m DD}$ | Local Power | 3.0 | | 5.5 | V | 1 |
| Data Pin | DQ | | -0.3 | | +5.5 | V | 1 |
| Logic 1 | V_{IH} | | 2.2 | | V _{CC} + 0.3 | V | 1,2 |
| Logic 0 | $V_{ m IL}$ | | -0.3 | | +0.8 | V | 1,3,7 |

DC ELECTRICAL CHARACTERISTICS (-55°C to +125°C; V_{DD} =3.0V to 5.5V)

| DC LLLC INICAL | DO ELECTRICAL CHARACTERISTICS | | | 10 + 12 | \mathbf{J} \mathbf{U} , \mathbf{v}_{D} | D=3.0 v | ιυ J.J V) |
|--------------------------|-------------------------------|------------------|------|---------|--|---------|------------|
| PARAMETER | SYMBOL | CONDITION | MIN | TYP | MAX | UNITS | NOTES |
| Thermometer Error | t _{ERR} | -10°C to +85°C | | | ±1/2 | °C | |
| | | -55°C to +125°C | | | ±2 | | |
| Input Logic High | V_{IH} | Local Power | 2.2 | | 5.5 | V | 1,2 |
| | | Parasite Power | 3.0 | | | V | 1,2 |
| Input Logic Low | $ m V_{IL}$ | | -0.3 | | +0.8 | V | 1,3,7 |
| Sink Current | I_{L} | $V_{I/O} = 0.4V$ | -4.0 | | | mA | 1 |
| Standby Current | I_{DDS} | | | 750 | 1000 | nA | 6,8 |
| Active Current | I_{DD} | | | 1 | 1.5 | mA | 4 |
| DQ-Input Load Current | I_{DQ} | | | 5 | | μΑ | 5 |

AC ELECTRICAL CHARACTERISTICS: NV MEMORY

 $(-55^{\circ}\text{C to } + 125^{\circ}\text{C}; V_{DD} = 3.0 \text{V to } 5.5 \text{V})$

| PARAMETER | SYMBOL | CONDITION | MIN | TYP | MAX | UNITS | NOTES |
|----------------|-------------------|----------------|-----|-----|-----|--------|-------|
| NV Write Cycle | + | | | 2 | 10 | me | |
| Time | $t_{ m wr}$ | | | 2 | 10 | ms | |
| EEPROM Writes | N_{EEWR} | -55°C to +55°C | 50k | | | writes | |
| EEPROM Data | 4 | -55°C to +55°C | 10 | | | **** | |
| Retention | ^L EEDR | -55 C 10 +55 C | 10 | | | years | |

^{*} This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.


AC ELECTRICAL CHARACTERISTICS: (-55°C to +125°C; V_{DD}=3.0V to 5.5V)

| PARAMETER | SYMBOL | CONDITION | MIN | TYP | MAX | UNITS | NOTES |
|---------------------------|---------------------|-----------|-----|-----|-------|-------|-------|
| Temperature Conversion | t_{CONV} | 9 bit | | | 93.75 | ms | |
| Time | | 10 bit | | | 187.5 | | |
| | | 11 bit | | | 375 | | |
| | | 12 bit | | | 750 | | |
| Time Slot | t_{SLOT} | | 60 | | 120 | μs | |
| Recovery Time | t_{REC} | | 1 | | | μs | |
| Write 0 Low Time | r_{LOW0} | | 60 | | 120 | μs | |
| Write 1 Low Time | t_{LOW1} | | 1 | | 15 | μs | |
| Read Data Valid | $t_{ m RDV}$ | | | | 15 | μs | |
| Reset Time High | t_{RSTH} | | 480 | | | μs | |
| Reset Time Low | t_{RSTL} | | 480 | | | μs | 9 |
| Presence Detect High | t_{PDHIGH} | _ | 15 | | 60 | μs | |
| Presence Detect Low | $t_{ m PDLOW}$ | | 60 | | 240 | μs | |
| Capacitance | C _{IN/OUT} | | | | 25 | pF | _ |


NOTES:

- 1. All voltages are referenced to ground.
- 2. Logic one voltages are specified at a source current of 1 mA.
- 3. Logic zero voltages are specified at a sink current of 4 mA.
- 4. Active current refers to either temperature conversion or writing to the E^2 memory. Writing to E^2 memory consumes approximately 200 μ A for up to 10 ms.
- 5. Input load is to ground.
- 6. Standby current specified up to 70°C. Standby current typically is 3 μA at 125°C.
- 7. To always guarantee a presence pulse under low voltage parasite power conditions, V_{ILMAX} may have to be reduced to as much as 0.5V.
- 8. To minimize I_{DDS} , DQ should be: $GND \le DQ \le GND + 0.3V$ or $V_{DD} 0.3V \le DQ \le V_{DD}$.
- 9. Under parasite power, the max t_{RSTL} before a power on reset occurs is 960 μ S.


1-WIRE WRITE ONE TIME SLOT




1-WIRE WRITE ZERO TIME SLOT



1-WIRE READ ZERO TIME SLOT



1-WIRE RESET PULSE



TYPICAL PERFORMANCE CURVE

DS18B20 Typical Error Curve

